[Accredited CDS Analog Modeling with Verilog-A v17.1 Exam Exploration Course]This course focuses on the use of Verilog-A for analog modeling. Participants will gain hands-on experience in creating analog models of circuit elements using Verilog-A, enabling them to simulate and analyze analog components and systems. The course is designed to provide the skills needed to incorporate analog modeling into a broader design flow, improving simulation accuracy and design performance.
Cadence Design Systems
Accredited CDS Analog Modeling with Verilog-A v17.1 Exam Exploration Course
Original price was: €142.00.€110.00Current price is: €110.00.
Availability: 200 in stock



Reviews
There are no reviews yet.